ANDROID: arm64: Disable workaround for CPU errata 2441007 and 2441009
CPU errata 2441007 (Cortex-A55) and 2441009 (Cortex-A510) are categorised as "rare" by Arm and consequently the workaround is not intended to be deployed in practice as the issue is not expected to occur in real-world environments. Given that the cost of the workaround, which issues additional broadcast TLB invalidation requests, has been shown to impact kswapd significantly on Pixel devices, disable the workaround following Arm's recommendation. Bug: 306231846 Signed-off-by: Will Deacon <willdeacon@google.com> Change-Id: I39b6d9736cfa79827321151b45774f62c8d1a747 (cherry picked from commit 4ba6c3197cb6f0e11cb8af10bb0924ba9d73c110)
This commit is contained in:
parent
2d8a5ddebb
commit
a9567a35d0
1 changed files with 0 additions and 2 deletions
|
|
@ -642,7 +642,6 @@ config ARM64_WORKAROUND_REPEAT_TLBI
|
|||
|
||||
config ARM64_ERRATUM_2441007
|
||||
bool "Cortex-A55: Completion of affected memory accesses might not be guaranteed by completion of a TLBI"
|
||||
default y
|
||||
select ARM64_WORKAROUND_REPEAT_TLBI
|
||||
help
|
||||
This option adds a workaround for ARM Cortex-A55 erratum #2441007.
|
||||
|
|
@ -881,7 +880,6 @@ config ARM64_ERRATUM_2224489
|
|||
|
||||
config ARM64_ERRATUM_2441009
|
||||
bool "Cortex-A510: Completion of affected memory accesses might not be guaranteed by completion of a TLBI"
|
||||
default y
|
||||
select ARM64_WORKAROUND_REPEAT_TLBI
|
||||
help
|
||||
This option adds a workaround for ARM Cortex-A510 erratum #2441009.
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue