NothingOSS/android_kernel_msm-6.1_nothing_sm7635
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Merge "usb: phy: Add CC line polarity inversion support for QMP PHY"

Browse source
This commit is contained in:
QCTECMDR Service 2024-10-04 11:09:32 -07:00 • committed by Gerrit - the friendly Code Review server
commit f3040bed7d
1 changed files with 13 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

14
drivers/usb/phy/phy-msm-ssusb-qmp.c
View file

@ -53,6 +53,8 @@ enum core_ldo_levels {
#define SW_PORTSELECT BIT(0)
/* port select mux: 1 - sw control. 0 - HW control*/
#define SW_PORTSELECT_MX BIT(1)
/* port select polarity: 1 - invert polarity of portselect from gpio */
#define PORTSELECT_POLARITY BIT(2)
/* USB3_DP_PHY_USB3_DP_COM_SWI_CTRL bits */
@ -150,6 +152,7 @@ struct msm_ssphy_qmp {
int reg_offset_cnt;
u32 *qmp_phy_init_seq;
int init_seq_len;
bool invert_ps_polarity;
enum qmp_phy_type phy_type;
};
@ -455,6 +458,14 @@ static void usb_qmp_update_portselect_phymode(struct msm_ssphy_qmp *phy)
switch (phy->phy_type) {
case USB3_AND_DP:
/*
* if port select inversion is enabled, enable it only for the input to the PHY.
* The lane selection based on PHY flags will not get affected.
*/
if (val < 0 && phy->invert_ps_polarity)
writel_relaxed(PORTSELECT_POLARITY,
phy->base + phy->phy_reg[USB3_DP_COM_TYPEC_CTRL]);
writel_relaxed(0x01,
phy->base + phy->phy_reg[USB3_DP_COM_SW_RESET]);
writel_relaxed(0x00,
@ -1219,7 +1230,8 @@ static int msm_ssphy_qmp_probe(struct platform_device *pdev)
&phy->vdd_max_uA) || !phy->vdd_max_uA)
phy->vdd_max_uA = USB_SSPHY_HPM_LOAD;
platform_set_drvdata(pdev, phy);
phy->invert_ps_polarity = of_property_read_bool(dev->of_node,
"qcom,invert-ps-polarity");
phy->phy.dev = dev;
phy->phy.init = msm_ssphy_qmp_init;