In PHY calibration table for Gear 4, entries for registers QSERDES_TX0_LANE_MODE_3 and QSERDES_TX1_LANE_MODE_3 are missing. Hence, setting the right configuration for the above mentioned registers. Change-Id: Ia5c5560d14b2ecbf5b9ae32a423774394e71d527 Signed-off-by: Anjana Hari <quic_ahari@quicinc.com> |
||
|---|---|---|
| .. | ||
| allwinner | ||
| amlogic | ||
| broadcom | ||
| cadence | ||
| freescale | ||
| hisilicon | ||
| ingenic | ||
| intel | ||
| lantiq | ||
| marvell | ||
| mediatek | ||
| microchip | ||
| motorola | ||
| mscc | ||
| qualcomm | ||
| ralink | ||
| renesas | ||
| rockchip | ||
| samsung | ||
| socionext | ||
| st | ||
| sunplus | ||
| tegra | ||
| ti | ||
| xilinx | ||
| Kconfig | ||
| Makefile | ||
| phy-can-transceiver.c | ||
| phy-core-mipi-dphy.c | ||
| phy-core.c | ||
| phy-lgm-usb.c | ||
| phy-lpc18xx-usb-otg.c | ||
| phy-pistachio-usb.c | ||
| phy-xgene.c | ||