NothingOSS/android_kernel_msm-6.1_nothing_sm7635
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Merge "drivers: dcvs: add support for DCVS_UBWCP hw type"

Browse source
This commit is contained in:
qctecmdr 2023-03-29 00:23:54 -07:00 • committed by Gerrit - the friendly Code Review server
commit 2437bdfb5e
3 changed files with 10 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

6
drivers/soc/qcom/dcvs/dcvs.c
View file

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
* Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
* Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#define pr_fmt(fmt) "qcom-dcvs: " fmt
@ -30,6 +30,7 @@ static const char * const dcvs_hw_names[NUM_DCVS_HW_TYPES] = {
[DCVS_LLCC] = "LLCC",
[DCVS_L3] = "L3",
[DCVS_DDRQOS] = "DDRQOS",
[DCVS_UBWCP] = "UBWCP",
};
enum dcvs_type {
@ -769,7 +770,8 @@ static int qcom_dcvs_path_probe(struct platform_device *pdev)
switch (path_type) {
case DCVS_SLOW_PATH:
if (hw->type == DCVS_DDR || hw->type == DCVS_LLCC
|| hw->type == DCVS_DDRQOS)
|| hw->type == DCVS_DDRQOS
|| hw->type == DCVS_UBWCP)
ret = setup_icc_sp_device(dev, hw, path);
else if (hw->type == DCVS_L3)
ret = setup_epss_l3_sp_device(dev, hw, path);

7
drivers/soc/qcom/dcvs/dcvs_icc.c
View file

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
* Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
* Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#define pr_fmt(fmt) "qcom-dcvs-icc: " fmt
@ -53,7 +53,7 @@ int setup_icc_sp_device(struct device *dev, struct dcvs_hw *hw,
int ret = 0;
if (hw->type != DCVS_DDR && hw->type != DCVS_LLCC
&& hw->type != DCVS_DDRQOS)
&& hw->type != DCVS_DDRQOS && hw->type != DCVS_UBWCP)
return -EINVAL;
sp_data = devm_kzalloc(dev, sizeof(*sp_data), GFP_KERNEL);
@ -66,7 +66,8 @@ int setup_icc_sp_device(struct device *dev, struct dcvs_hw *hw,
dev_err(dev, "Unable to register icc path: %d\n", ret);
return ret;
}
if (hw->type == DCVS_DDR || hw->type == DCVS_LLCC)
if (hw->type == DCVS_DDR || hw->type == DCVS_LLCC
|| hw->type == DCVS_UBWCP)
icc_set_tag(sp_data->icc_path, ACTIVE_ONLY_TAG);
else if (hw->type == DCVS_DDRQOS)
icc_set_tag(sp_data->icc_path, ACTIVE_ONLY_TAG | PERF_MODE_TAG);

2
include/soc/qcom/dcvs.h
View file

@ -1,6 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
* Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#ifndef _QCOM_DCVS_H
@ -17,6 +18,7 @@ enum dcvs_hw_type {
DCVS_LLCC,
DCVS_L3,
DCVS_DDRQOS,
DCVS_UBWCP,
NUM_DCVS_HW_TYPES
};